EE Thesis Projects at Veriest Venture

Complete your thesis in a dynamic international environment, and attain a groundbreaking profession in todayfs technological frontier. Students writing their thesis at Veriest Venture will receive intensive in-house training in verification methodologies and languages (Specman or SV), will acquire basic knowledge of Verilog HDL, and will get to know related protocols.